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Abstract—High switching frequencies (several MHz) allow the 
integration of low power DC/DC converters. Although, in 
theory, a high switching frequency would make possible to 
implement a conventional Voltage Mode control (VMC) or Peak 
Current Mode control (PCMC) with very high bandwidth, in 
practice, parasitic effects and robustness limits the applicability 
of these control techniques. This paper compares VMC and 
CMC techniques with the V Ic control. This control is based on 
two loops. The fast internal loop has information of the output 
capacitor current and the error voltage, providing fast dynamic 
response under load and voltage reference steps, while the slow 
external voltage loop provides accurate steady state regulation. 
This paper shows the fast dynamic response of the V Ic control 
under load and output voltage reference steps and its robustness 
operating with additional output capacitors added by the 
customer. 
I. INTRODUCTION 
Nowadays, power supplies for feeding microprocessors 
and portable devices demand fast dynamic response. An 
important disadvantage of implementing a linear control is the 
need of a high bandwidth to achieve fast dynamic response. 
This high bandwidth is limited either by the switching 
frequency or by the robustness to component tolerances of the 
system. Well known non-linear strategies are V2 ([1], [2] and 
[3]) or hysteretic control of the output voltage [3]. Both 
require sensing the output voltage ripple, which is very small 
compared to the DC value and it is very sensitive to parasitic 
effects. It is also required to have a triangular output ripple 
given by a dominant ESR in the output capacitor. 
The non-linear and linear control scheme proposed in [4] 
is based on a hysteretic control of the output capacitor current 
of a Buck converter. It achieves a faster control action under 
load steps since the output capacitor current reacts 
instantaneously. The problem is to measure the output 
capacitor current but it can be estimated with the non-invasive 
method described in [5]. However, this control technique 
suffers some limitations: variable frequency and high 
sensitivity to current sensor mismatches. 
V2IC control proposed in [6] overcomes these limitations 
and provides very fast response. It is based on the peak current 
mode control of the output capacitor current that provides very 
fast dynamic response under load steps, working as a feed-
forward of the load current ([7], [8] and [9]). Information of 
the error between the reference voltage and the output voltage 
is added to the fast loop to achieve also very fast response 
under steps in the reference voltage. 
In this paper, the V I c control is compared with the 
conventional Voltage Mode control (VMC) and Peak Current 
Mode control (PCMC) since these control techniques can 
provide very high bandwidth when the converter operates at 
very high frequency (several MHz). The comparison is 
focused on 1) response under load steps, 2) response under 
voltage steps, 3) output impedance, 4) line regulation 
(response under input voltage steps) and 5) robustness and 
stability issues when external capacitors are added to the 
output. 
II. V2IC CONTROL: OPERATION PRINCIPLE 
The V Ic control [6] is based on two loops, a fast internal 
loop and a slow external loop (Figure 1). It is called V Ic 
control since the output voltage is used in both fast and slow 
loops (V ) and the output capacitor current (ic) is also used in 
the fast loop. 
The control signal (Ctrl) obtained in the fast loop is the 
addition of: 1) the estimation of the output capacitor current 
obtained with the simple and non-invasive sensor described in 
[5], 2) the error between the voltage reference (Vref) and the 
output voltage (Vout) and 3) a compensating slope. This 
control signal is compared with the reference (Ref) obtained in 
the slow external loop at the output of a voltage regulator. 
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The modulator is a peak mode control and therefore a 
compensating slope is needed to avoid sub-harmonic 
oscillations over 50% duty cycles. The compensating slope 
not only avoids sub-harmonic oscillations, but also helps to 
desensitize this technique to current sensor mismatches and 
parasitic effects. On the other hand, increasing the 
compensating slope, the dynamic response is reduced. 
Therefore, there is a trade-off between stability and dynamic 
response. 
The main switch is turned on every cycle, thanks to a RS 
latch, and turned off when the control signal reaches the 
reference (Figure 2). Hence, this control technique prevents 
from the problem of variable frequency. The output capacitor 
current measurement provides fast dynamic response to load 
transitions since it behaves as a feed-forward of the load 
current and any change is instantaneously reflected in the 
control signal (Ctrl). When a positive load step occurs, the 
output capacitor current goes down almost immediately and 
therefore the control signal goes down as well. The duty cycle 
can be even saturated until the control signal reaches the 
reference again. On the other hand, the output error voltage 
feedback improves the dynamic response under changes in the 
output voltage reference as it is reflected in the control signal 
(Ctrl) and in the reference signal (Reí). Finally, the external 
voltage loop provides accurate steady state regulation. 
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Figure 1. Proposed control technique: V Ic control. 
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The operation of this control technique is experimentally 
validated on a buck converter being VIN=3V, V 0 U T = 1 V , 
fsw=lMHz, L=440nH and COUT=4|^F and the external voltage 
loop is designed with 10kHz bandwidth. 
The dynamic response of the V Ic control under positive 
load step is shown in Fig. 3. The control reacts almost 
immediately closing the main MOSFET. The inductance 
current follows the reference with high slew rate. The 
recovery time is only 3 us (three switching cycles). 
The experimental results obtained under positive reference 
step are shown in Fig. 4. The voltage reference step is done 
from 0.9V to 1.9V. The control reacts almost instantaneously 
needing only two switching cycles to reach the new operating 
point and then, the external voltage loop provides the accurate 
steady state regulation. In addition, there is no overshoot in the 
output voltage due to the transient response. 
III. COMPARISON OF THE PROPOSED CONTROL WITH 
VOLTAGE M O D E AND PEAK CURRENT M O D E CONTROL 
The control schemes that are compared in this paper are 
Voltage Mode control (Figure 5), Peak Current Mode Control 
(Figure 6) and V Ic control (Figure 1). 
Slopped SmjIeSeo. 1HC» SIJUM01112M 
i i irry i i f | 1 i i i | i i T i f i 
Figure 3. Experimental results. Positive load step of 4A and 40A/us 
(2A/div), inductor current IL (2A/div), output voltage V 0 UT (500mV/div) and 
gate signal (5V/div) with 2us/div time scale. 
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Figure 2. Proposed control: operating principle. 
Figure 4. Experimental results. Positive voltage reference step of IV and 
20V/(is (500m/div), inductor current IL (2A/div), output voltage V 0 UT 
(500mV/div) and gate signal (5V/div) with 2(is/div time scale. 
Figure 5. Voltage Mode Control (VMC) 
Figure 6. Peak Current Mode Control (PCMC) 
These control techniques are applied to a Synchronous 
Buck converter with the following specifications: Input 
voltage range: 4V - 5.5V, output voltage: 1.2V - 2.2V, output 
current: OA - 6A, switching frequency: 5MHz, output 
inductor: lOOnH and output capacitor: IO^IF (ESR=2mQ, 
ESL=200pH). 
The three control techniques have been modelled, designed 
and simulated with the simulation tool SIMPLIS. It allows to 
do both transient analysis and small signal analysis of 
switching converters. The VMC and the PCMC have been 
designed to have a voltage loop bandwidth of 500kHz. The 
reasons for 500kHz bandwidth are: 
• It is one tenth of the switching frequency 
• Robustness under additional output capacitors: the 
higher the bandwidth, the worse the stability under 
external capacitors added at the output. 
• Robustness under parasitic variations: the resonance 
frequency of small ceramic capacitors is around 
1.5MHz-3MHz. Since the loop gain is very sensitive 
to this resonance, the bandwidth should be far enough. 
A. Open Loop Gain 
In the V2IC control the selected bandwidth for the external 
voltage loop is 50 kHz. It is 10 times smaller than the 
bandwidth of VMC and PCMC since the dynamic response of 
this control is provided by the fast loop. Fig. 7 shows the open 
loop gain (magnitude and phase) for the three control 
techniques. The loop is designed for the nominal output 
capacitor (IO^IF). The phase margin is 70° in the three controls 
and the bandwidth is 50kHz in the V2IC control and 500kHz in 
the VMC and PCMC. 
B. Closed Loop Output Impedance 
Fig. 8 shows the corresponding closed loop output 
impedance for these three control techniques. It clearly shows 
that the V2IC control output impedance is much lower up to 
1.8MHz; the fast internal loop of the V2IC control provides a 
really fast response with a 1.8MHz equivalent bandwidth, 
being only 50kHz the bandwidth of the slow external loop 
(voltage loop). 
C. Dynamic Response 
The dynamic response of the V2IC control is much faster 
than VMC and PCMC. Under load steps (Figure 9) the voltage 
deviation is 50mV while it is twice higher (lOOmV) in VMC 
or PCMC. Under reference voltage steps (Figure 10) the 
differences among the three controls are minor. V2IC control 
follows appropriately the reference step (185mV overshoot, 
12|xs settling time). The VMC follows also the step reference 
although it needs a higher settling time (20JAS). The PCMC 
presents a higher overshoot (360mV). 
D. Robustness: Extra Capacitors added at the Output 
The V2IC control presents also very good performance 
under addition of extra capacitors at the output of the 
converter. Typically, the customer can add additional 
capacitors between the converter and the load and the system 
should be robust enough to handle the unknown additional 
capacitor without having stability problems. Fig. 11 shows the 
response of the three control techniques under a load step 
when the capacitor is 50 times higher than de nominal value. 
Fig. 12 shows the open loop gain of the three control 
techniques when the capacitor is 50 times higher than de 
nominal value. VMC has stability problems, the phase margin 
is only 11° and the response under the load step is too 
oscillating. PCMC is more robust to the capacitor variation 
but the bandwidth is too low (18kHz) and has a poor response 
under the load step, 65mV voltage deviation for such a big 
output capacitor (50 x 10 i^F). The V2IC control is very robust 
and keeps a stable behavior (39° phase margin) and a low 
voltage deviation (8mV) when the output capacitor is 50 times 
higher than the nominal value. The low bandwidth of the 
external voltage loop and the compensation slope provides the 
robustness of the V2IC control. 
E. Line Regulation: Response under Input Voltage Steps 
Fig. 13 shows the output voltage response under a voltage 
step at the input of the Buck converter. PCMC presents very 
good behavior since it has inherent feed-forward of the input 
voltage. V2IC control also presents very good response thanks 
to the fast internal loop. Finally, VMC presents a poor 
behavior under line steps. 
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Figure 7. Open loop gain with the nominal output capacitor 10¡iF: Magnitude and phase 
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Figure 8. Closed loop output impedance (20dB/div) with the 
nominal output capacitor 10 ¡iF 
Figure 9. Output voltage response under a 4A load step 
with the nominal output capacitor 10¡iF (20mV/div, 10|is/div 
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Figure 10. Reference voltage step: output voltage (0.2V/div) when the Figure 11. Output voltage response under a 4A load step being the output 
reference voltage steps from 1.2V to 2.2V with the nominal output capacitor 50 x 10^F (20mV/div, lO^s/div) 
capacitor 10|iF (5us/div) 
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Figure 12. Open loop gain with an output capacitor 50 x lO^iF: Magnitude and phase 
Figure 13. Line regulation: output voltage when the 
input voltage steps from 4V to 5.5V with the nominal 
output capacitor lO^iF 
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Figure 14. Experimental results: reference voltage step from 0.8V to 1.4V. 
Output voltage (200mV/div), estimated capacitor current (2A/div), inductor 
current (2A/div) and time scale lus/div. 
IV. EXPERIMENTAL RESULTS 
A 5MHz Buck converter has been developed to validate 
the behavior of the V2IC control. The prototype has been 
designed for the same specifications shown in section III. Fig. 
14 shows the response of the V I c control when the voltage 
reference steps from 0.8V up to 1.4V. The voltage step is 
appropriately followed, being the voltage overshoot about 
lOOmV. Duty cycle is almost saturated during two cycles, 
increasing rapidly the current through the inductor and then 
the duty cycle is lowered to smoothly reduce the inductor 
current. 
V. CONCLUSIONS 
The V Ic control, based on two loops, a fast internal loop 
and a slow external loop, is very appropriate for high 
switching frequency converters. The low bandwidth of the 
external voltage loop together with the compensating slope 
provide a large robustness to this control. This control is 
presented and validated in [6]. 
In this paper, the V I c control is compared with a high 
bandwidth Voltage Mode Control (VMC) and a high 
bandwidth Peak Current Mode Control (PCMC) for a 5MHz 
Buck converter. The comparison is done based on the 
SIMPLIS simulation tool. The three control techniques have 
been modeled, designed and simulated based on this tool. 
The results of the comparison are summarized in the 
following table (Table I). The main conclusion of this paper is 
that the V2IC control, compared with VMC and PCMC, 
presents the fastest dynamic response as well as the best 
robustness to deal with additional output capacitors that the 
user can put between the load and the converter. 
TABLE I. SUMMARY OF THE COMPARISON 
VMC 
500kHz bandwidth 
PCMC 
500kHz bandwidth 
V2IC control 
50kHz bandwidth 
Dynamic 
response under 
load steps 
Fast response 
Fast response 
Very fast response 
Dynamic response 
under reference 
voltage steps 
Appropriate tracking 
(longer settling time) 
Poor tracking 
(highest overshoot) 
Appropriate tracking 
Robustness under 
additional C 0 UT 
(x50 times) 
UNSTABLE 
11° phase margin 
Stable but poor 
response 
Stable and fast 
response 
Closed loop Output 
impedance 
Medium 
Highest 
Lowest 
(1.8MHz equivalent 
bandwidth) 
Line regulation: 
Input voltage step 
Worst response 
Best response 
Very good 
response 
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